Assessment of Germanane Field-Effect Transistors for CMOS Technology by Zhao, Yiju et al.
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
1 
   
Abstract—Using self-consistent atomistic quantum transport 
simulations, the device characteristics of n-type and p-type 
germanane (GeH) field-effect transistors (FETs) are evaluated. 
While both devices exhibit near-identical off-state characteristics, 
n-type GeH FET shows ~40% larger on current than the p-type 
counterpart, resulting in faster switching speed and lower 
power-delay product. Our benchmark of GeH FETs against 
similar devices based on 2D materials reveals that GeH 
outperforms MoS2 and black phosphorus in terms of 
energy-delay product (EDP). In addition, the performance of 
GeH-based CMOS circuit is analyzed using an inverter chain. By 
engineering power supply voltage and threshold voltage 
simultaneously, we find the optimal operating condition of GeH 
FETs, minimizing EDP in the CMOS circuit. Our comprehensive 
study including material parameterization, device simulation, 
and circuit analyses demonstrates significant potential of GeH 
FETs for 2D-material CMOS circuit applications. 
 
Index Terms—Germanane, Field-Effect Transistor, Quantum 
Transport, Device Simulation, CMOS Circuit  
I. INTRODUCTION 
wo-dimensional (2D) semiconductors such as transition 
metal dichalcogenides and black phosphorus have been in 
the spotlight for electronic device components of 
next-generation complementary metal-oxide-semiconductor 
(CMOS) technology due to their intriguing electrical and 
mechanical properties [1], [2]. For instance, a microprocessor 
based on molybdenum disulfide (MoS2) has been 
demonstrated, exhibiting significant potential of 2D 
semiconductors for integrated circuits [3]. Recently, a new 
family of 2D materials based on group-IV such as germanane 
(GeH) and silicene has emerged [4]–[6]. GeH is a 
light-effective-mass material (me* < 0.1m0), and an 
exceptionally high carrier mobility (>18,000 cm2/V·s) is 
theoretically predicted [4], while measured mobility of GeH 
field-effect transistor (FET) is still limited to much lower 
values (30 cm2/V·s) [7]. With regard to device performance, 
promising characteristics of GeH FETs have been predicted for 
high-performance applications [8]–[10]. Although n-type GeH 
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FETs have been carefully investigated based on atomistic 
quantum transport simulations [8], in-depth understanding of 
p-type GeH device is currently absent from the field. Notably, 
GeH has heavy holes and light holes, which cannot be captured 
with semi-classical models [10]. Moreover, to assess the 
GeH-based CMOS circuit performance, the characteristics of 
both n-type and p-type transistors should be accurately 
evaluated using rigorous atomistic quantum transport 
simulations. 
 The overall goal and the key contribution of this study is to 
assess GeH-based CMOS technology through rigorous 
quantum transport simulations of both n-type GeH FET 
(NMOS) and p-type counterpart (PMOS). For this, first n-type 
and p-type GeH FETs are investigated individually using 
self-consistent atomistic quantum transport simulation with 
tight-binding (TB) parameters extracted from density 
functional theory (DFT) bands. Second, intrinsic device 
performance metrics such as intrinsic delay and power-delay 
product are evaluated and compared against other similar 2D 
material devices. Finally, circuit-level analyses are conducted 
to optimize the operating condition of GeH FETs by 
engineering power supply voltage (VDD) and threshold voltage.  
II. SIMULATION METHODS 
Electronic properties of GeH are described by TB 
parameters, which have been achieved through numerical 
fitting of the DFT band structure [8]. Transport properties are 
simulated based on the non-equilibrium Green’s function 
(NEGF) method within a TB approximation, while 
self-consistent electrostatic potential is achieved by solving the 
Poisson’s equation alongside the transport equation [11]. The 
following parameters are chosen for a nominal device: 
Monolayer GeH is used for the active material of the device. 
Channel length (Lch) is 15 nm and source/drain extensions are 
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Fig. 1 (a) Top view (top panel) and side view (bottom panel) of GeH supercells 
chosen for NEGF simulation. Each supercell (black solid box) consists of two 
unit cells (blue shaded box).  (b) (Left panel) Electronic band structure of the 
GeH supercell from DFT calculation (blue lines). Tight-binding (TB) bands 
are also shown (red dots), exhibiting excellent matching with the DFT bands. 
(Right panel) Density of states (DOS) of GeH, showing the significant 
difference of DOS in the conduction band (Ec) and the valence band (Ev). 
(Inset) A zoom-in plot of DOS near the band edges, where the velocity of 
electrons (blue line) and holes (red line) as a function of energy is also 
provided, showing significantly higher electron velocity. 
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20 nm. 3.85-nm-thick Al2O3 (κ = 9) are used with a single-gate 
geometry. Source/drain doping concentration is 8.25´1012 cm-2 
for the n-type device, whereas a higher doping concentration of 
1.65´1013 cm-2 is used for p-type GeH considering its larger 
density of states (DOS). Ballistic transport is assumed due to 
the relatively short channel length considered in this study. A 
supercell, consisting of two unit cells [Fig. 1(a)], is chosen to 
construct a Hamiltonian matrix (H) for the NEGF simulation. 
The left panel of Fig. 1(b) presents the band structure of the 
GeH supercell based on both DFT and TB, exhibiting the 
accurate description of electronic states with TB parameters, 
which is inherently impossible in semi-classical models. The 
right panel of Fig. 1(b) shows the DOS of GeH, which reveals 
that the DOS near the valance band edge (Ev) is ~6´ larger than 
that near the conduction band edge (Ec). In addition, the 
velocity of carriers is also plotted in the inset of Fig. 1(b), where 
it can be seen that electrons have significantly higher velocity 
than holes. 
III. RESULTS 
Figure 2(a) shows the transfer characteristics of n-type and 
p-type GeH FETs in both a logarithmic scale (left axis) and a 
linear scale (right axis). While both devices exhibit near-ideal 
switching characteristic (SS ~68 mV/dec), it is observed that 
NMOS has ~40% larger on current than PMOS. To understand 
this, energy-resolved current spectrum (solid line; top axis) is 
plotted for the n-type and p-type GeH FET in Figs. 2(b) and 
2(c), respectively, along with potential profile (dashed line; 
bottom axis) in the on state (|VG| = 1.1 V). It is observed that 
NMOS has a wider current spectrum compared to PMOS due to 
the lower potential barrier at the same |VG|. This is attributed 
mainly to the smaller DOS of n-type GeH, making the 
modulation of potential barrier by the gate easier. Although 
charge density in NMOS is limited by its small DOS, NMOS 
exhibits larger Ion than PMOS due to fact that the gain in the 
carrier velocity overcomes the loss in charge density [8]. 
Notably, high carrier velocity in NMOS is the result of both 
large injection velocity (as shown in the inset of Fig. 1(b)) and 
large energy window for current flow as explained above. To 
evaluate both on and off states simultaneously, we plot Ion vs. 
Ion/Ioff in Fig. 2(d) by shifting the VDD window [dotted lines in 
Fig. 2(a)], which exhibits that NMOS outperforms PMOS 
device. For the same Ion = 500 µA/µm, NMOS shows Ion/Ioff = 
1.2´105, which is larger than that of PMOS by ~1 order of 
magnitude. 
It will be instructive to investigate the intrinsic performance 
of the individual GeH FET before circuit-level performance is 
discussed. Here we evaluate two important device performance 
metrics: intrinsic delay (t) and power-delay product (PDP), 
which correspond to the intrinsic limitation of switching speed 
and the dynamic power dissipation, respectively. Utilizing the 
simulation results, the intrinsic device characteristics are 
evaluated as t = (Qon - Qoff)/Ion and PDP = (Qon - Qoff )VDD, 
where Qon and Qoff are the charges at on and off state, 
respectively [12]. Figure 3(a) shows t vs. Ion/Ioff for NMOS and 
PMOS at a constant |VDD| = 0.5 V. Switching speed, or inverse 
of the delay, of both devices monotonically increases as the VDD 
window shifts from the subthreshold to the super-threshold 
region. It should be noted that switching speed of NMOS is 
faster than that of PMOS at high gate voltages, which is mainly 
due to the larger on current of NMOS as shown in Fig. 2(a). 
PDP vs. Ion/Ioff is shown for NMOS and PMOS in Fig. 3(b), 
where switching energy increases commonly for both NMOS 
and PMOS as the device switches at higher gate voltages. It was 
observed that NMOS needs less energy to be switched. It 
should be noted that the non-monotonic behaviors observed at 
large delay and small PDP in Figs. 3(a) and 3(b) are attributed 
to the tunneling component existing at low gate voltages as 
shown in Fig. 2(a), which is consistent with a previous report 
[8]. We also plotted PDP-delay trade-off curves in Fig. 3(c), 
which manifests the inverse relation of switching energy and 
delay. Energy-delay product (EDP) of transistor is a figure of 
merit for the intrinsic device performance. The optimal point 
 
Fig. 3 Intrinsic device performance metrics. (a) Intrinsic delay (t), (b) 
power-delay product (PDP; left axis) and Qon – Qoff (right axis) as a function 
of Ion/Ioff. (c) PDP–t relations. (d) Benchmark of GeH FETs against similar 
FETs based on MoS2 and black phosphorus (BP). ITRS 2024 requirement 
(black square) is also shown. The gray dashed guideline represents EDP = 
2×10-30 J·s/µm. 
 
Fig. 2 Transfer characteristics of n-type and p-type monolayer GeH FETs. 
(a) ID–|VG| curves at |VD| = 0.5 V. VG and VD are positive (negative) for the 
n-type (p-type) transistor. (b) and (c) are energy-resolved current spectrum 
of the n-type (blue solid line; top axis) and the p-type (red solid line; top 
axis) GeH FET, respectively, at |VG| = 1.1 V and |VD| = 0.5 V. Ec and Ev are 
also shown in (b) and (c), respectively, along the device (black dashed line; 
bottom axis). (d) Ion vs. Ion/Ioff plotted by shifting the position of the VDD 
window shown in (a). On (off) state is defined at the right (left) boundary 
of the VDD window. 
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can be determined at t = 46.3 fs and PDP = 11.7 aJ/µm for 
NMOS and at t = 46.1 fs and PDP = 28.7 aJ/µm for PMOS, 
where a product of PDP and t becomes minimum for each 
device. These optimal points of GeH-based NMOS and PMOS 
are plotted in Fig. 3(d), in which other similar 2D 
semiconductor devices, namely MoS2 FETs [13] and black 
phosphorus (BP) FETs [14], are also included for comparison 
along with the ITRS 2024 requirement [15]. In general, 
2D-material FETs have fast switching speed and low switching 
energy as compared to the ITRS 2024 requirement. Among 
them, GeH FETs exhibit the best performance with the lowest 
EDP (< 2´10-30 J×s/µm).   
    Next, we discuss the circuit-level performance of GeH FETs. 
We use normalized propagation delay (𝜏#$%& ), normalized 
energy ( 𝐸#$%& ) and normalized energy-delay product 
( EDP#$%& ) for the circuit-level figure-of-merits (FOMs), 
following the method used for a similar study [16], [17]. Those 
circuit-level metrics are evaluated by using a simplified CMOS 
circuit: 15-stage (Ld = 15), fan-out one (FO1) inverter chain 
with an average activity factor (a = 0.1) and balanced GeH 
FETs for NMOS and PMOS. First, we plot the normalized 
circuit-level FOMs as a function of Ioff by changing the position 
of the VDD window for a fixed VDD. While 𝜏#$%&  can be 
decreased by increasing Ioff (i.e., reducing threshold voltage), it 
comes with the cost of increasing 𝐸#$%& since the normalized 
leakage energy becomes dominant in the super-threshold 
region as shown in Fig. 4(a). Therefore, by considering 
𝜏#$%&	and 𝐸#$%&  simultaneously, the optimum point can be 
determined. Figure 4(b) presents the normalized energy-delay 
product as a function of Ioff. For VDD = 0.5 V, the minimum 
EDP#$%& is 0.17 J×s/(F2/mm), which is a 47% improvement as 
compared to the maximum value observed at Ioff = 10-2 µA/µm. 
Notably, the minimum EDP#$%&  can be further reduced by 
engineering power supply voltage. If VDD = 0.4 V is used, 
EDP#$%& decreases by 13% compared to that with VDD = 0.5 V. 
This indicates that smaller VDD should be taken into account for 
the global optimization of operating condition of GeH FETs for 
CMOS circuits. Therefore, next we investigate the effect of VDD. 
Figures 4(c)-4(e) show 𝜏#$%& , 𝐸#$%&  and EDP#$%&  as a 
function of VDD, where the mid-point of VDD window [Vm = (Von 
+ Voff) / 2] is fixed at 0.7 V. We have observed a monotonic 
decrease of 𝜏#$%& with increasing VDD, which indicates that the 
increase of Ion is predominant over the increase of VDD. On the 
other hand, normalized total energy does not exhibit a 
monotonic trend with VDD since 𝐸#_-./  and 𝐸#_0123  compete 
with each other as shown in Fig. 4(d). EDPNorm vs. VDD is 
further plotted in Fig. 4(e), which shows the minimum value of 
0.20 J×s/(F2/mm) at VDD = 0.25 V. Subsequently, we vary both 
VDD and Vm to find the global optimum point for circuit-level 
performance of the GeH CMOS inverter chain. A color map of 
the inverse of EDP#$%& in VDD and Vm space is shown in Fig. 
4(f). By performing computationally intensive device 
simulations for different power supply voltages and through 
careful circuit analyses, the minimum EDP#$%&  of 0.14 
J×s/(F2/mm) has been achieved at VDD = 0.32 V and Vm = 0.78 V 
for the GeH-based CMOS inverter chain.  
IV. CONCLUSION 
In this work, monolayer GeH NMOS and PMOS are 
evaluated for CMOS technology, based on self-consistent 
atomistic quantum transport simulations. While both NMOS 
and PMOS have excellent switching characteristics (SS ~68 
mV/dec), n-type GeH exhibits ~40% better on-state 
performance due to its high carrier velocity, compared to the 
p-type counterpart. We also calculated intrinsic delay and 
switching energy of GeH FETs and compared with similar 2D 
material FETs, exhibiting clear benefits of GeH over MoS2 and 
BP in terms of energy-delay product. Furthermore, by 
engineering VDD and threshold voltage, we identified the 
optimal operating condition of GeH FETs to minimize 
energy-delay product in CMOS circuits. Our comprehensive 
study covering material, device and circuit suggests that 
germanane can be a significant contender for electronic devices 
of next-generation CMOS technology.  
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